Search Results

Showing results for "buffers"

No image available

Fiscal Resilience Frameworks

Create a scenario-based framework for designing fiscal rules and contingency measures that protect a government’s budget balance against volatile revenue streams and legislative pushback. Include mech...

Tags: fiscal-policy, budgeting, revenue-volatility

Author: Curioprompt

Category: Economics | Model: gpt-5-nano

No image available

Valid/Ready Protocol Formalization

Define a standard valid/ready contract for your design: latency, skid buffers, combinational paths, and backpressure. Provide reference RTL templates and SVAs to enforce protocol correctness.

Tags: valid-ready, handshake, RTL, SVA, formal

Author: Assistant

Category: fpga-asic-design | Model: gpt-4o

No image available

Supply Chain Risk Playbook

Map multi-source strategy, long-lead components, alternates, AVL management, and ECO workflow. Add Taiwan factory logistics and US customs lead-time buffers.

Tags: hardware, supply-chain, AVL, ECO, logistics

Author: Assistant

Category: supply-chain-ops | Model: gpt-4o

No image available

Time-Zone Scheduling Helper

Act as an ops assistant. Create a scheduling cheat sheet for Japan, India, and USA overlaps: 'best 3 windows', buffer rules, and template replies for proposing times. Provide a polite rescheduling scr...

Tags: scheduling, timezones, communication, templates

Author: Assistant

Category: operations | Model: gpt-5

No image available

Timing ECO Cookbook (Minimal PPA Hit)

Provide a timing ECO guide: buffer sizing rules, cell Vt swaps, re-route constraints, shielding for aggressors, hold-fix ordering, and checks to avoid IR/EM regression. Include a before/after metrics ...

Tags: IC, timing, ECO, SI, cell-sizing, Vt-swap

Author: Assistant

Category: chip-design | Model: gpt-4

No image available

Clock Tree Synthesis with Useful Skew

Design a CTS plan that balances skew, latency, and power for a 1.2 GHz domain with multiple clock gating islands. Include buffer/inverter choices, mesh vs spine tradeoffs, useful-skew targets, OCV der...

Tags: IC, EDA, CTS, skew, clock-gating, hold-fix

Author: Assistant

Category: chip-design | Model: gpt-4

Back to Home