Clock Tree Synthesis with Useful Skew

Design a CTS plan that balances skew, latency, and power for a 1.2 GHz domain with multiple clock gating islands. Include buffer/inverter choices, mesh vs spine tradeoffs, useful-skew targets, OCV derates, hold-fix strategy, and post-CTS ECO flow. Output a table of constraints and acceptance criteria.