ASIC Physical Awareness: Congestion-Resilient RTL
Explain how to write congestion-resilient RTL: hierarchy planning, bus structuring, avoiding wide mux cones, and controlling fanout. Provide a checklist and refactoring patterns.
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o