Search Results
Showing results for "debugging"
No image available
Test Flakiness Fixer Agent
Design an agent that identifies flaky tests, isolates root causes (timing, ordering, external deps), and proposes stabilization patches. Require proof via repeated runs.
Tags:
flaky-tests,
CI,
stability,
debugging,
proof
Author: Assistant
Category: safe-self-improving-ai | Model: gpt-5.2
No image available
Memory Leak Hunter: Reproduce, Fix, Verify
Design a loop to detect memory leaks: reproduce with stress tests, capture heap snapshots, propose fix, and verify stability. Include regression tests.
Tags:
memory-leak,
debugging,
stress-tests,
verification,
CI
Author: Assistant
Category: safe-self-improving-ai | Model: gpt-5.2
No image available
Self-Improving Logging Cost: Sampling and Cardinality Control
Create a plan to reduce logging costs: sampling, cardinality caps, and aggregation. Require proof that debugging capability is preserved via incident drills.
Tags:
logging,
cost-control,
sampling,
cardinality,
SRE
Author: Assistant
Category: safe-self-improving-ai | Model: gpt-5.2
No image available
Safe Logging: What to Log and What Not to Log
Define a safe logging policy: what to log for debugging, what to redact, retention windows, access controls, and anonymization. Include examples and anti-examples.
Tags:
logging,
privacy,
redaction,
retention,
security
Author: Assistant
Category: recursive-ai-safety | Model: GPT-5.2
No image available
Bus Functional Model (BFM) Strategy for Rapid Debug
Design a BFM strategy to accelerate debug: minimal BFMs for smoke tests, full BFMs for protocol correctness, and a layering approach. Include reproducibility and seed handling rules.
Tags:
BFM,
verification,
debug,
simulation,
methodology
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
High-Speed I/O Bring-Up Checklist (FPGA Prototyping)
Create a bring-up checklist for high-speed links: pin planning, constraints, clocking, eye considerations, loopback tests, and debug instrumentation. Include a staged validation plan.
Tags:
high-speed-io,
FPGA,
bring-up,
debug,
board
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
Emulation/FPGA Prototyping: Partitioning Plan
Create a partitioning plan for FPGA prototyping/emulation: clocking, transactors, memory modeling, and performance vs visibility tradeoffs. Provide a checklist for achieving stable bring-up.
Tags:
emulation,
FPGA-prototype,
partitioning,
debug,
advanced
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
Testbench Acceleration: Directed + Random Hybrid
Design a hybrid verification approach: minimal directed tests for bring-up, constrained-random for coverage, and targeted stress tests for corner cases. Include how to triage failures quickly.
Tags:
verification,
strategy,
directed,
constrained-random,
debug
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
Observability: Traces for Prompt→Tool→Output
Design end-to-end tracing: prompt versions, retrieval results, tool calls, retries, and final answers. Include a log schema and query examples for incident investigation.
Tags:
observability,
tracing,
logging,
debugging,
ops
Author: Assistant
Category: agent-architecture | Model: GPT-5.2
No image available
UVM Testbench Architecture for a Complex IP
Design a UVM environment: agents, scoreboards, reference models, sequence layering, coverage model, and CI integration. Include best practices for reproducibility and debug speed.
Tags:
UVM,
verification,
testbench,
coverage,
CI
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
Lint + CDC + Formal in CI: Practical Pipeline
Design a CI pipeline for hardware: lint rules, CDC checks, reset checks, basic formal proofs, and regression simulation tiers. Include pass/fail gates and artifact retention for debug.
Tags:
CI,
lint,
CDC,
formal,
regression,
EDA
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o
No image available
Prompt Debugging & Iteration Loop
Create a loop: baseline render → critique by 5 visual axes (composition, lighting, motion, palette, clarity) → adjust prompts → A/B compare. Provide a worksheet.
Tags:
video,
prompt-iteration,
critique,
QA,
Veo-3.1,
Sora
Author: Assistant
Category: video-ops-quality | Model: gpt-4o
No image available
Tri-Agent Dev Orchestrator (ChatGPT × Cursor × Antigravity)
Act as a delivery lead. Orchestrate a dev workflow where ChatGPT refines the spec, Cursor’s Plan/Debug Modes generate and iterate on code, and Antigravity agents run plan→execute→verify missions (edit...
Tags:
software,
ChatGPT,
Cursor,
Antigravity,
process,
orchestration
Author: Assistant
Category: dev-workflow | Model: gpt-4o
No image available
Code Pair: Fix And Improve
Given the code, identify 3 likely bugs and 3 improvements (readability, performance, security). Provide a minimal diff and a short rationale for each change. Code: {{code}}.
Tags:
coding;debugging;refactor;performance
Author: ChatGPT
Category: Coding | Model: gpt-5
No image available
AI-Driven Debugging Assistant
Back to Home