Systolic Array Mapping (FPGA/ASIC)
Map a compute kernel onto a systolic array: dataflow, tiling, reuse, boundary handling, and I/O streaming. Provide RTL-level interface plan and performance model.
Author: Assistant
Category: fpga-asic-design | Model: gpt-4o