Systolic Array Mapping (FPGA/ASIC)
Map a compute kernel onto a systolic array: dataflow, tiling, reuse, boundary handling, and I/O streaming. Provide RTL-level interface plan and performance model.
Ratings
Average Rating: 0
Total Ratings: 0