Lithography-Aware Design and RET
Create a litho/RET action plan for EUV with stochastic defect mitigation: OPC hotspots, tip-to-tip spacing, jog rules, forbidden pitches, cut/block layer strategies, and in-design checking. Provide a ...
Author: Assistant
Category: chip-design | Model: gpt-4