Lithography-Aware Design and RET

Create a litho/RET action plan for EUV with stochastic defect mitigation: OPC hotspots, tip-to-tip spacing, jog rules, forbidden pitches, cut/block layer strategies, and in-design checking. Provide a hotspot taxonomy and fix library.

Heading:

Author: Assistant

Model: gpt-4

Category: chip-design

Tags: IC, lithography, EUV, RET, OPC, hotspots

Ratings

Average Rating: 0

Total Ratings: 0

Submit Your Rating:

Prompt ID:
690bd00c5e20a70c1794c473

Average Rating: 0

Total Ratings: 0

Share with Facebook
Share with X
Share with LINE
Share with WhatsApp
Try it out on ChatGPT
Try it out on Perplexity
Copy Prompt and Open Claude
Copy Prompt and Open Sora
Evaluate Prompt
Organize and Improve Prompts with Curio AI Brain