Act as a PnR lead at 2nm. Propose a floorplan strategy for a large SoC with multiple GAA CPU/GPU clusters: die size estimate, aspect ratio, macro placement heuristics, channel widths, hierarchy partitioning, pin planning, blockage strategy, and congestion risk map. Provide a step-by-step checklist and a CSV of floorplan constraints.
