FPGA/ASIC Architecture Trade Study (Requirements→Microarch)

Given target throughput, latency, power, area, and interfaces, produce a trade study that maps requirements to candidate microarchitectures (pipeline vs iterative, SIMD vs systolic, cache vs scratchpad). Include decision matrix, risks, and a recommended baseline design.