Chiplet Architecture with UCIe 1.1

Propose a chiplet SoC using UCIe 1.1 over 2.5D interposer: partitioning rationale, die-to-die bandwidth/latency budget, PHY choices, protocol mapping, cache-coherency options, test strategy, and yield/cost model. Provide a bring-up checklist and risks.