Multi-Voltage and Power Gating (UPF)

Write a power architecture using UPF with 3 voltage islands, DVFS, and retention strategies. Provide power-state tables, isolation/level-shifter rules, retention flop mapping, and power-sequencing timing. Output UPF snippets and a verification checklist.